




Z8G SYSTEM BLOCK DIAGRAM

TPM@ : TPM BOM
 GS@ : G-SENSOR
 CB@ : Cloud book SKU
 EJ@ : EJ series SKU
 KBL@ : keyboard backlight
 NVL@ : none LED panel boost
 DBG@ : Debug card
 VL@ : LED panel boost
 EC@ : EMMC
 TPC@ : Type C function
 w/o GS@ : stuff with none GS sku
 SSD@ : SATA interface SSD
 PSD@ : PCIE interface SSD
 ODD@ : ODD function
 SDM@ : SO-DIMM
 OBM@ : On board Memory
 CNV@ : CNVi WLAN card



BQ24780SRUYR Battery Charger P23	RT8231BGQW +1.2VSUS P26
RT6256BGQUF +3VPCU/+5VPCU P24	G5719CTB1U M5671RE1U G9661MF11U
G5335QT2U +1.05V P25	+1.8V_S5 / +1.24V_S5/+1.5V P29
RT3601EAGQW +VCCGI / +VNN P27~28	Thermal Protection Discharger P30







Gemini lake (DISPLAY,eDP)



[3,5,6,7,9,12,16,19,23,27,29] +1.8V_S5
 [3,13,15,29,30] +1.8V
 [3,5,6,10,13,14,15,16,17,18,19,22,24,25,26,27,28,29,30] +3V

Max 7.5 inch HDMI

HDMI HPD


eDP Panel
<10000 mil


HDMI HPD



Override

Flash Descriptor Override (SOC_OVERRIDE)
 0 = Normal Override (Normal operation)
 1 = Override






_S5

R496	10K	5%	board	IC49	10K	5%
R497	10K	5%	board	IC50	10K	5%
R498	10K	5%	board	IC51	10K	5%
R499	10K	5%	board	IC52	10K	5%
R500	10K	5%	board	IC53	10K	5%
R501	10K	5%	board	IC54	10K	5%
R502	10K	5%	board	IC55	10K	5%
R503	10K	5%	board	IC56	10K	5%
R504	10K	5%	board	IC57	10K	5%
R505	10K	5%	board	IC58	10K	5%
R506	10K	5%	board	IC59	10K	5%
R507	10K	5%	board	IC60	10K	5%
R508	10K	5%	board	IC61	10K	5%
R509	10K	5%	board	IC62	10K	5%
R510	10K	5%	board	IC63	10K	5%
R511	10K	5%	board	IC64	10K	5%
R512	10K	5%	board	IC65	10K	5%
R513	10K	5%	board	IC66	10K	5%
R514	10K	5%	board	IC67	10K	5%
R515	10K	5%	board	IC68	10K	5%
R516	10K	5%	board	IC69	10K	5%
R517	10K	5%	board	IC70	10K	5%
R518	10K	5%	board	IC71	10K	5%
R519	10K	5%	board	IC72	10K	5%
R520	10K	5%	board	IC73	10K	5%
R521	10K	5%	board	IC74	10K	5%
R522	10K	5%	board	IC75	10K	5%
R523	10K	5%	board	IC76	10K	5%
R524	10K	5%	board	IC77	10K	5%
R525	10K	5%	board	IC78	10K	5%
R526	10K	5%	board	IC79	10K	5%
R527	10K	5%	board	IC80	10K	5%
R528	10K	5%	board	IC81	10K	5%
R529	10K	5%	board	IC82	10K	5%
R530	10K	5%	board	IC83	10K	5%
R531	10K	5%	board	IC84	10K	5%
R532	10K	5%	board	IC85	10K	5%
R533	10K	5%	board	IC86	10K	5%
R534	10K	5%	board	IC87	10K	5%
R535	10K	5%	board	IC88	10K	5%
R536	10K	5%	board	IC89	10K	5%
R537	10K	5%	board	IC90	10K	5%
R538	10K	5%	board	IC91	10K	5%
R539	10K	5%	board	IC92	10K	5%
R540	10K	5%	board	IC93	10K	5%
R541	10K	5%	board	IC94	10K	5%
R542	10K	5%	board	IC95	10K	5%
R543	10K	5%	board	IC96	10K	5%
R544	10K	5%	board	IC97	10K	5%
R545	10K	5%	board	IC98	10K	5%
R546	10K	5%	board	IC99	10K	5%
R547	10K	5%	board	IC100	10K	5%



eMMC ID

eMMC ID







Series resistance 33R is recommended for signals as per PDG Table 27-2


SP® socket P/N: DFHS08FS023 only for A-TEST

[illegible]

PMU set to 3.3V









Quanta Computer Inc.

PROJECT : Z8G

Size	Document Number	Rev
	GLK (GND)	1A
Date:	Tuesday, December 26, 2017	Sheet 8 of 35

Note: If platform is using eMMC as boot device, then provide a pull down for this strap to disable SPI.



Note: The default for A0 will be eSPI due to a bug on LPC.


Hardware Strap	Strap Description	Value
GPIO_174	VDD2 1.24V vs.1.20V select 0 = 1.2V(default) 1 = 1.24V	1
GPIO_61	Enable CSE(TXE3.0) ROM Bypass 0 = Disable Bypass 1 = Enable Bypass	0
GPIO_27	Allow eMMC as a boot source 0 = Disable 1 = Enable	0
GPIO_28	Allow SPI as a boot source 0 = Disable 1 = Enable	1
GPIO_65	Force DNX FW Load 0 = Do not force 1 = Force	0
GPIO_163	SMBus 1.8V/3.3V mode select 0=buffers set to 3.3V 1=buffers set to 1.8V	0
AZ_CODECS_SDINO	PMU 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
GPIO_66	LPC No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_83	LPC 1.8V/3.3V mode select 0=buffers set to 3.3V mode 1=buffers set to 1.8V mode	0
		0
GPIO_172	SMBus No Re-Boot 0 = Disable (default) 1 = Enable	0
GPIO_42	Top swap override 0 = Disable 1 = Enable	0
GPIO_175	eSPI vs. LPC 0 = LPC mode (default) 1 = eSPI mode	0
CNVI_BRI_DT	eSPI Flash Sharing Mode: 0 = master attached flash sharing (MAFS; default) 1 = slave attached flash sharing (SAFS)	0
GPIO_84	Allow SPI as a boot source 0 = Enable (default) 1 = Disable	0


[3,4,5,6,7,16,19,23,27,29] +1.8V_S5





Place these Caps near So-Dimm1.

1uF/10uF 4pcs on each side of connector







SERIRQ




RSMRST#









Universal Audio Jack HEADPHONE/MIC/LINE combo (ADO)




Codec PWR 5V(ADO)




Mute(ADO)




Internal Speaker



Codec PWR 1.5V(ADO)






main: BG625000185 -> Murata
 2nd : BG625000181 -> TXC
 3rd : BG6250000D0 -> HOSONIC

The schematic diagram illustrates the electrical connections between the Murata BG625000185 module and the TXC BG6250000D0 module. Key components and connections include:

- Power Supply:** VDDIO is connected to a 2.49K 1% 4 resistor (R294) and a 10 mils capacitor (C290). LANVCC is connected to a 5.6 resistor (R340) and a +3V CH capacitor (C342).
- Clock Signals:** LAN_XTAL1 and LAN_XTAL2 are connected to the module. SPI-SD_CD# is connected to the module. SPI2SD_CLKIN, SPI2SD_CLKM, and SPI2SD_CLKP are connected to the module. SPI6-SD_CLK is connected to the module.
- Control Signals:** RSET is connected to the module. TP17 and TP18 are connected to the module.
- Network Interface:** RJ45 is connected to the module. RJ45 is connected to the module.
- LEDs:** TP17 and TP18 are connected to the module.
- Other Connections:** VCC_XD is connected to the module. C602 is connected to the module.



The schematic diagram illustrates the LAN controller interface. It features two main components: the LAN controller (Q22A) and the LAN PHY (Q22B). The LAN controller is connected to the LAN PHY via a 1.8V_S5 supply, a 10K_5%_4 resistor (R290), a 10K_5%_4 resistor (R350), and a 10K_5%_4 resistor (R348). The LAN controller is also connected to the LAN PHY via a 10K_5%_4 resistor (R334). The LAN controller is connected to the LAN PHY via a 10K_5%_4 resistor (R348). The LAN controller is connected to the LAN PHY via a 10K_5%_4 resistor (R348).

Key components and connections include:

- Q22A** (LAN controller) and **Q22B** (LAN PHY) are connected via pins 10, 4, 3, 1, and 6.
- 1.8V_S5** supply is connected to pin 10 of Q22A.
- R290** (10K_5%_4) is connected between pin 10 of Q22A and pin 10 of Q22B.
- R350** (10K_5%_4) is connected between pin 4 of Q22A and pin 4 of Q22B.
- R348** (10K_5%_4) is connected between pin 3 of Q22A and pin 3 of Q22B.
- R334** (10K_5%_4) is connected between pin 1 of Q22A and pin 1 of Q22B.
- R348** (10K_5%_4) is connected between pin 6 of Q22A and pin 6 of Q22B.
- LAN_WAKE#** and **CLK_LAN_REQ#** signals are shown as outputs from the LAN controller.






Figure 10: PCB layout for the LAN controller. The diagram shows the placement of the LAN controller chip (N82407) and the LAN transformer (N82407). The layout includes a 30 mil trace for the All termination signal. The layout is shown for two different board heights: 4mm and 2.4mm. The 4mm layout shows the transformer pins connected to the LAN controller pins. The 2.4mm layout shows the transformer pins connected to the LAN controller pins. The layout includes a 30 mil trace for the All termination signal. The layout is shown for two different board heights: 4mm and 2.4mm.


2.5" SATA HDD (HDD)




TPM NPCT650 (TPM)



USB ODD Bridge (ODD)




M.2 PCPIE & SATA SSD (NGF)





NGFF_M.2 WiFi & BT (NGF)


18




USB 3.0 (UB3)




USB 2.0 (UB2)




Stitch cap (EMC)



USB 2.0/LED/AUDIO JACK DB (UB2)



HOLE(OTH)



	P/N	Description
CPU Nut	MBZ8P001010	SMT NUT M2 H1.9 Z8P(MBZ8P001,3A)COPPER
WL M.2 Nut for CB	MBZ8P002010	SMT NUT M2 H0.45 Z8P(MBZ8P002,3A)COPPER
WL M.2 Nut for EJ	MBZ8P003010	SMT NUT M2 H2.45 Z8P(MBZ8P003,3A)COPPER


21

TPS5810 Port	CC1	CC2	TPS5810 Response					
			OUT	VCONN On CC1 or CC2	POLB	UFpB	AUDiOB	DEBUgB
Nothing Attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFp Connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
CC1 Connected	Rd	OPEN	IN1	NO	LOW	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFp Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/No UFp Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered Cable/UFp Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered Cable/UFp Connected	Ra	Rd	IN1	CC1	LOW	Hi-Z	Hi-Z	Hi-Z
Debug Accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z
Audio Adapter Accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z

CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A


(1) Double Check ADP-IN Connector with ME

(2) Same as ZAJ






Cloud book	P/N	Description
PL11	CV-4750MZ00	IND SMD 4.7UH 20% 5A(PCMB062D-4R7MS)


REGN MAX voltage 6.5V
 $V_{ILIM} = 20 \times (VSRP - VSRN) = 20 \times I_{chg} \times R_{sr}$
 $= 0.793V$ for 3.965A current limit
 $ILIM = 0.793V$
 $R_{sr} = 0.01\Omega$


Quanta Computer Inc.
PROJECT : Z8G

Size	Document Number	Rev
	Charger (BQ24780S)	1A
Date:	Tuesday, December 26, 2017	Sheet 23 of 35







OCP=10A
L ripple current
 $= (19-1.2) \cdot 1.2 / (2.2 \cdot 500 \cdot 10^{-6})$
 $= 1.022 \text{ A}$
 $V_{\text{trip}} = 10 - (1.022/2) \cdot 14.5 \text{ m}\Omega$
 $= 137.59 \text{ mV}$
 $R_{\text{limit}} = 137.59 \text{ mV} / 5 \text{ A} \cdot 10 = 275.18 \text{ m}\Omega$

	S3	S5	VDDQ	VTTREF	VTT
S0	1	1	ON	ON	ON
S3 (mainon off)	0	1	ON	ON	OFF
S4/S5	0	0	OFF	OFF	OFF

Double Check PU high with HW

2.5V_SUS
2.5Volt +/- 5%
TDC : 0.91A
PEAK : 1.2A
Width : 40mil

$V_o = (0.6 \cdot (R1 + R2) / R2) = 2.5V$

+2.5V_SUS
2.5Volt +/- 5%
TDC : 0.91A
PEAK : 1.2A
Width : 40mil


The schematic diagram shows the TDC module's internal components. A red line labeled "MAIND" is connected to pin 2 of the AO3404 inverter. The inverter's output (pin 1) is connected to a red line labeled "+2.5V" with a voltage range of [10..30]. The inverter's input (pin 3) is connected to a red line labeled "+2.5V_SUS". The inverter's output is also connected to a red line labeled "+2.5V" with a voltage range of [10..30]. The inverter is labeled "PG21 AO3404".

Double Check with HW if Resv


TDC : 0.156A
PEAK : 0.21A
Width : 20mil


```
SVID_CLK      : UP:160 ohm   Series:95 ohm
SVID_ALERT    : UP:68 ohm   Series:220 ohm
SVID_DATA     : UP:240 ohm  Series:20 ohm
```

Cloud book	P/N	Description
PR165	CS18062FB29	RES CHIP 806 1/16W +-1%(0402)
PR22	CS21002FB24	RES CHIP 1K 1/16W +-1% (0402)
PC8	CH4472K9B00	CAP CHIP 0.47UF 10V(+/-10%,X5R,0402)



Check SVID PU UP R/Series R with HW



Vset1	1425mV
Delta Vset1	901mV
Vset2	675mV
Delta Vset2	49.8mV
Vset3	974mV
Delta Vset3	950mV
VTsen	448mV

+VCCGI

Icc Max : 25A

Icc TDC : 18A

Vboot : 0V

OCP : 35A


Fsw : 550KHZ

VCCGI L/L :

R_DC_LL : 6mV/A

R_AC_LL : 6mV/A

SVID_CLK : UP:160 ohm Series:95 ohm
 SVID_ALERT : UP:68 ohm Series:220 ohm
 SVID_DATA : UP:240 ohm Series:20 ohm




Check SVID PU UP R/Series R with HW

Cloud book	P/N	Description
PR123	CS14992FB24	RES CHIP 499 1/16W +-1%(0402)
PR4	CS11402FB19	RES CHIP 140 1/16W +-1%(0402)
PR5	CS12002FB25	RES CHIP 200 1/16W +-1%(0402)

+VIN [13,20,23,24,25,26,27,30,31]
 +VNN [7]
 +5V_S5 [6,20,21,24,26,27,31]
 +1.05V [6,7,25,27]
 +3V [3,4,5,6,10,13,14,15,16,17,18,19,22,24,25,26,27,29,30]

Check
EN
Sequence
with
HW






+VNN

Icc Max : 5.6A
 Icc TDC : N/A
 Vboot : 1.05V
 OCP : 10A
 Fsw : 600KHZ




Quanta Computer Inc.
PROJECT : Z8G


Size Document Number Rev 1A
+VNN (RT3601EAGQW)
 Date: Tuesday, December 26, 2017 Sheet 28 of 35



- (1) Need fine tune for thermal protect point
- (2) Note placement position
TEMP=80C




+5V PU High R= 220 ohm for Bo-Bo sound issue.




+VIN [13,20,23,24,25,26,27,28,30]
+12V_Panel [13]
+5V_S5 [6,20,21,24,26,27,28]

Panel Spec (TFT-LCD 17.3")
VLED : 6V~21V (Typ:12V)
Power Consumption : 7W (MAX)

+12V_Panel
12 Volt +/- 5%
PEAK : 0.58A
Width : 40mil



BL Discharge Circuit





Quanta Computer Inc.

PROJECT : Z8G

LED Panel (TPS61087)

Size	Document Number	Rev
		1A
Date: Tuesday, December 26, 2017	Sheet	31 of 35





Quanta Computer Inc.

PROJECT : Z8G

Size	Document Number	Rev 1A
Power on Sequence		

Date: Tuesday, December 26, 2017 Sheet 33 of 35